Automated Design Error Debugging of Digital VLSI Circuits

نویسندگان

چکیده

Abstract As the complexity and scope of VLSI designs continue to grow, fault detection processes in pre-silicon stage have become crucial guaranteeing reliability IC design. Most algorithms can be solved by transforming them into a satisfiability (SAT) problem decipherable SAT solvers. However, solvers consume significant computational time, as result search space explosion problem. This ever- increasing amount data handled via machine learning techniques known deep algorithms. In this paper, we propose new approach utilizing for (FD) combinational sequential circuits type stuck-at-faults. The goal proposed semi-supervised FD model is avoid taking advantage unsupervised supervised processes. First, process attempts extract underlying concepts using Deep sparse autoencoder. Then, tends describe rules classification that are applied reduced features detecting different stuck-at faults within circuits. proposes good performance terms running time about 187 × compared other algorithm based on addition, it common classical models such Decision Tree (DT), Random Forest (RF) Gradient Boosting (GB) classifiers, validation accuracy. results show maximum accuracy feature extraction at 99.93%, autoencoder For circuits, stacked presents 99.95% average delivers around 99.6% from ISCAS’85 99.8% ISCAS’89 benchmarks. Moreover, has achieved 1.7x, DT classifier 1.6x, RF GB occurred eight digital Furthermore, outperforms models, Radial Basis Function Network (RBFN), achieving 97.8%

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Multiple Design Error Diagnosis and Correction in Digital VLSI Circuits

With the increase in the complexity of VLSI circuit design, logic design errors can occur during synthesis. In this work, we present a method for multiple design error diagnosis and correction. Our approach uses the results of test vector simulation for both error detection and error correction. This makes it applicable to circuits with no global BDD representation. In addition, diagnosis is pe...

متن کامل

Automatic Diagnosis of VLSI Digital Circuits Using Algorithmic Debugging

This paper discusses application of the technique of algorithmic debugging, originating from logic programming, to automatic diagnosis of VLSI digital circuits. In particular, the main aim of the presented work is to provide a method for smooth combination of different diagnosis techniques, where the use of logic specifications and algorithmic debugging plays an essential role. Examples of the ...

متن کامل

Design Error Diagnosis in Digital Circuits without Error Model

We describe a new method for design error diagnosis in digital circuits, that doesn’t use any error model. A diagnostic specific pre-analysis of the circuit extracts a subcircuit suspected to be erroneous. Contrary to other published works, here the necessary re-synthesis of the subcircuit need not be applied to the whole function of an internal signal in terms of primary inputs, but may stop a...

متن کامل

Correcting multiple design errors in digital VLSI circuits

Andreas G.Veneris University of Illinois at Urbana-Champaign Department of Computer Science e-mail: [email protected] Ibrahim N.Hajj University of Illinois at Urbana-Champaign Department of Electrical and Computer Engineering e-mail: [email protected] Abstract With the increase in the complexity of VLSI circuit design, logic design errors can occur during the synthesis process. In...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Journal of Electronic Testing

سال: 2022

ISSN: ['0923-8174', '1573-0727']

DOI: https://doi.org/10.1007/s10836-022-06020-z